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Abstract—This work presents a dynamic power management
architecture for neuromorphic many core systems such as SpiN-
Naker. A fast dynamic voltage and frequency scaling (DVFS)
technique is presented which allows the processing elements (PE)
to change their supply voltage and clock frequency individually
and autonomously within less than 100 ns. This is employed by
the neuromorphic simulation software flow, which defines the
performance level (PL) of the PE based on the actual workload
within each simulation cycle. A test chip in 28 nm SLP CMOS
technology has been implemented. It includes 4 PEs which can
be scaled from 0.7 V to 1.0 V with frequencies from 125 MHz
to 500 MHz at three distinct PLs. By measurement of three
neuromorphic benchmarks it is shown that the total PE power
consumption can be reduced by 75 %, with 80 % baseline power
reduction and a 50 % reduction of energy per neuron and
synapse computation, all while maintaining temporary peak
system performance to achieve biological real-time operation
of the system. A numerical model of this power management
model is derived which allows DVFS architecture exploration
for neuromorphics. The proposed technique is to be used for the
second generation SpiNNaker neuromorphic many core system.
Index Terms—MPSoC, neuromorphic computing, SpiNNaker2,
power management, DVFS, synfire chain
I. INTRODUCTION
Neuromorphic circuits [1] try to emulate aspects of neu-
robiological information in semiconductor hardware in order
to solve problems that biology excels at, for example robotics
control, image processing or data classification. Furthermore, it
represents an alternative to general-purpose high-performance
computing for large-scale brain simulation [2]. Besides sys-
tem capacity, energy efficiency is one major scaling target,
especially when large scale brain models are to be simulated
with reasonable power consumption, which is typically limited
by the effort for cooling and power supply. Energy efficiency
is mandatory for the application in mobile, battery powered
scenarios such as drones or mobile robots.
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There exist approaches for low power and energy efficient
neuromorphic circuits using analog subthreshold circuits [3]–
[6] or in recent years memristors [7], [8]. However, these
systems show severe device variability and it is challenging
to scale them to larger systems. In contrast, digital neuro-
morphic hardware systems such as TrueNorth [9], Loihi [10]
or SpiNNaker [11] emulate neural processing by means of
digital circuits or embedded software. Due to their purely
digital realization they can be implemented in the latest CMOS
technologies, operate very reliably/reproducibly and can be
scaled to large system sizes.
To make digital neuromorphic systems as energy-efficient
as analog ones, we can take inspiration from biology: The
brain seems to maximize the ratio of information transmit-
ted/computed to energy consumed [12]. That is, it consumes
energy proportional to task complexity or activity levels. The
brain also seems to use this in a spatial dimension, i.e. energy
is allocated to different regions according to task demand [13].
The cost of a single spike limits the number of neurons that
are concurrently active to one percent of the brain.
Transferring this concept to digital neuromorphic hardware,
where large neural networks are mapped to many process-
ing cores, leads to the requirement for local, fine-grained
scalability for the trade-off between processing power and
energy efficiency for highly dynamic workloads, i.e. spikes to
be processed in biological real time. The temporal demand
for high computational performance to be able to process
large neural networks in biological real time requires high
processor clock frequencies, and thereby the operation at
nominal or even overdrive supply voltages, leading to high-
power consumption. In contrast, low power operation can only
be achieved by operating the processor core at lower supply
voltages at the cost of higher logic delays and thereby slower
maximum clock frequencies. Dynamic voltage and frequency
scaling (DVFS) during system operation can break this trade-
off, by lowering supply voltage and frequency during periods
of low processor performance requirements and increasing
supply voltage and clock frequency only if peak performance
is required temporarily [14].
DVFS is widely used in modern MPSoCs, like for mobile
communication [15]–[17] or database acceleration [18]. In the
mentioned scenarios DVFS is typically controlled by a task
scheduling unit which assigns supply voltage and frequency
settings to the worker processing elements dynamically. In
contrast, neuromorphic many core systems do not contain a
central task management unit, since the neuromorphic applica-
3tion runs in parallel on processing elements [11]. Their actual
workload for neuron state updates and synaptic event process-
ing mainly depends on both the neural network topology and
the input (e.g. spikes) of the experiment or application. It is
therefore not known in advance or by any central control
unit. However, the DVFS technique is beneficial for those
systems, since neural networks show significant temporal
variations of activity, making them very energy efficient for
the neuromorphic task to be solved. This technique is to be
employed by future digital neuromorphic hardware, such as
the second generation of the SpiNNaker [11] system, which
is currently in the prototyping phase.
This work presents a DVFS architecture for neuromorphic
many core systems, where each processing element can au-
tonomously change its supply voltage and frequency, only
determined by its local workload. It extends a conference
publication [19] by a technique for workload estimation and
performance level selection for neuromorphic DVFS and a
numerical energy consumption model for architecture ex-
ploration. Both aspects are demonstrated by means of chip
measurement results for several benchmarks. In Sec. II the
architecture of the neuromorphic SoC is presented includ-
ing the hardware architecture and software flow for DVFS
and Sec. III describes the corresponding power consumption
model. Sec. IV presents a test chip in 28nm CMOS, with
measurement results including 3 neuromorphic benchmarks
summarized in Sec. V. Sec. VI shows an exploration of DVFS
architecture parameters for future neuromorphic many core
systems, such as SpiNNaker2.
II. NEUROMORPHIC SOC ARCHITECTURE
A. Overview
Fig. 1. System architecture
Fig.1 shows the block diagram of the many core system,
based on the SpiNNaker architecture [11]. The neuromorphic
computation problem is mapped to processing elements (PEs),
which are responsible for neuron state computation and synap-
tic processing. In this work, the PEs are based on ARM M4F
processors with local SRAM and a globally asynchronous
locally synchronous (GALS) clocking architecture for dy-
namic power management. Off chip DRAM serves as synaptic
weight storage. A SpiNNaker router [20] is used for on-chip
and off-chip neuromorphic spike communication. The on-chip
components are connected by a packet based network-on-
chip (NoC), carrying spike packets, DMA packets for DRAM
access and various types of control packets. In the periphery,
shared modules are included, such as true random number
generators (TRNGs) [21] and timers for the neuromorphic real
time simulation time step (e.g. 1ms) generation.
B. Power Management Hardware Architecture
The power management architecture of the PE is shown
in Fig. 2. It is based on the concepts from [22] and [16].
The PE is equipped with a local all-digital phase-locked-loop
ADPLL [23] with open-loop output clock generation [24],
enabling ultra-fast defined frequency switching. The core
domain, including the processor and local SRAM is connected
to one out of several global supply rails by PMOS header
power switches. If all switches are opened, the core is in
power-shut-off. This allows for individual, fine-grained power
management and GALS operation.
Fig. 2. PE DVFS architecture [19]
A PE performance level (PL) consists of a supply volt-
age and frequency (VDD, f) pair. Switching between PLs is
scheduled by the power management controller (PMC) [22].
The supported scenarios include the change between two PLs
when the core is active as well as power-shut-off (PSO) and
power-on after PSO. Therefore, the PMC schedules a sequence
of the events clock disable, supply selection, net pre-charge,
frequency selection and clock enable as shown in Fig. 3. The
timings are derived from the reference clock signal (period
typically 10 ns) and are fully configurable.
When connecting a PE to another supply rail at a new target
VDD level, rush currents must be reduced to prevent unwanted
supply voltage drops of other PE, being currently operated at
the target rail, as illustrated in Fig. 4. Therefore, a pre-charge
scheme is used, where a small (configurable) number of power
switches is connected to the target supply net to reduce the
slew rate of the switched net [22]. Measurement results of this
scheme for the 28 nm SoC implementation in this work are
shown in Sec. IV-B. As result PL changes of active PEs can
be achieved within approximately 100 ns, i.e., instantaneously
from the perspective of the software running on the PE.
4Fig. 3. PE DVFS Timing of performance level change [19]
Fig. 4. Illustration of PE supply switching
PL changes are triggered by sending commands via the NoC
interface to the PMC. For power-up or remotely controlled
DVFS, these commands can be sent by another core, orches-
trating system boot-up. During PE operation (e.g. distributed
neuromorphic application) the PE can trigger PL changes on
its own by sending a NoC packet to its own PMC (self
DVFS). Thus, the PE software can actively change its PL
without significant latency or software overhead. The applica-
tion specific power management algorithms can be completely
implemented in software at the local PEs.
C. Spiking Neural Network Simulation
We follow the approach of SpiNNaker [25] to implement
real-time spiking neural networks (SNN). Each core simulates
the dynamics of a number of neurons and their inbound
synapses (Fig. 5(a)). A real-time tick from a peripheral timer
regularly triggers the neuron state updates and synapse pro-
cessing which must complete within each simulation cycle tsys
(e.g. 1 ms) otherwise the neurons may fall out of sync. The
spike communication between neurons is established by the
SpiNNaker router that forwards multicast packets containing
the identifiers of the sending neurons to target PEs according
to a configurable routing table. At the target PE the spike
events are inserted into a hardware FIFO attached to the local
SRAM and processed in the subsequent cycle. Note that this is
different to the typical SpiNNaker operation where incoming
spikes are processed immediately.
Details about the memory layout for neural processing are
shown in Fig. 5(b). Being accessed in every simulation cycle,
the neuron state variables and parameters are stored in local
SRAM. The synapse parameters, which require more memory
and are only needed at an incoming spike, are stored in
external DRAM. They are organized in so-called synapse rows
(a) Logical SNN realization
(b) Physical implementation
Fig. 5. Spiking neural network simulation architecture
which are contiguous memory blocks containing the synapses
between one source neuron and all neurons of a core [26]. In
the synapse row each existing synaptic connection is repre-
sented by a 32-bit word with a 16-bit weight, an 8-bit target
neuron identifier, one synapse type bit (excitatory/inhibitory),
and a 4-bit delay. The size of a synapse row depends on the
fan-out of each source neuron, cf. Fig. 5(a).
When processing a received spike event, the core extracts
start address and size of the synapse row belonging to the
source neuron from a lookup table in the SRAM. Then, a
direct memory access (DMA) for reading the synapse row
from the external DRAM is scheduled with a dedicated DMA
controller. During the DMA transfer the processor is not idle
but can execute other tasks like neuron updates from a job
queue [27]. Upon completion of the DMA, the synapses are
processed and the weights are added to input ring buffers of
the target neurons. These ring buffers accumulate the synaptic
inputs for the next 15 clock cycles and enable configurable
synaptic delays. When calculating the neuron state update, the
synaptic input from the buffer corresponding to the current
cycle is injected into the neuron model. If neurons have fired,
spike events are generated and sent to the SpiNNaker router.
D. Power Management Software Architecture
The computational load in neuromorphic simulations is
determined by the neuron state updates and synaptic events.
While the neuron processing cost is constant in each simu-
lation cycle, the number of synaptic events to be processed
5per time and core strongly varies with network activity. Our
approach for neuromorphic power management exploits this
by periodically adapting the performance level to the current
workload. Fig. 6 visualizes the flow of a neuromorphic sim-
ulation with DVFS. Within a simulation cycle of length tsys
spikes are received by the PE and registered in the hardware
spike FIFO. While spikes of cycle k are received those from
cycle k − 1 are processed without interrupting the processor
at incoming spikes. At the beginning of each cycle k the
workload is estimated based on the spikes in the queue and
the performance level is set to the lowest possible level that
guarantees the completion of the neural processing within the
cycle tsys.
Fig. 6. Software flow for neuromorphic simulation with DVFS [19]
E. Workload Estimation
The workload for neuron processing is constant in each
cycle and depends on the number of neurons per core nneur and
the cost for each neuron state update cneur (in clock cycles):
cneur,tot = nneur · cneur (1)
Instead, the cost for synapse processing varies with the num-
ber of spike events l received and the fan-out gi of respective
source neurons to the neurons on this core (Fig. 5(a)). The
cost for decoding the synapse words and applying the weights
to the input buffers of the neurons is given by
csyn,tot =
∑
l
gi(l) · csyn, (2)
where csyn is the cost for processing one synapse.
In addition, there is a non-negligible overhead cpre-spike for
each received presynaptic spike for looking up the synapse
row address and the DMA transfer, which we summarize as
cpre-spike,tot = l · cpre-spike (3)
Hence, the total workload c in clock cycles is given by
c = cneur,tot + csyn,tot + cpre-spike,tot + cother (4)
where cother subsumes all remaining tasks such as the main
experiment control or sending of spike events.
F. Performance Level Selection
In each cycle k the lowest perfomance level is chosen that
achieves the completion of neuron and synapse processing
within time step tsys. The PL is determined by comparing the
workload c to thesholds cth,1 and cth,2 representing the compute
capacities of PL1 and PL2 (in clock cyles per time step):
PL(k) =

PL1, if c < cth,1
PL2, if cth,1 ≤ c < cth,2
PL3, if cth,2 ≤ c
(5)
Then synaptic event processing and neuron state computa-
tion is performed at PL(k). When these tasks are completed
after the spike processing time tsp(k) the processor is set back
to PL1 and sleep mode (clock gating) is activated. It reads
tsp(k) = c(k) · fPL,k. (6)
The optimization target for PL selection is to maximize tsp
within a single tsys period, since this relates to the usage
of the minimum required PL to complete the neuron and
synapse processing tasks while maintaining biological real-
time operation.
To obtain a good estimate of the workload c(k) at the
beginning of the simulation cycle, we must compute csyn,tot and
iterate over all spike events in the FIFO and add up their fan-
outs which are implicitly contained in the synapse row lookup
table as the synapse row sizes. This extra loop over the spike
events creates an additional workload that consumes part of
the compute performance per simulation cycle and increases
the energy demands at the first glance. Yet, the possibility to
precisely adapt the performance level to the workload offers
great power saving capabilities, and it must be evaluated for
each application whether the detailed strategy (Eq. 5) pays off.
For this paper, however, we consider a simple performance
level selection model based on the number of received spikes
l in the spike queue:
For this paper, however, we consider a simple performance
level selection model that compares the number of received
spikes l in the spike queue with thresholds lth,1 and lth,2:
PL(k) =

PL1, if l < lth,1
PL2, if lth,1 ≤ l < lth,2
PL3, if lth,2 ≤ l
(7)
The relation between selected performance level and the
thresholds can be seen at the bottom of Fig. 7. This strategy
was used in the preceding work [19] and allows a fast selection
of the performance level as l is immediately available at the
beginning of the cycle k. In turn, the thresholds lth,1 and lth,2
must be tuned for each application for the best exploitation
of energy savings. Care has to be taken that all spike events
can be processed at the chosen PL before the end of the
time step. To ensure this, we employ a worst-case strategy
for setting the performance level thresholds based on the fan-
out of source neurons per core, as illustrated in Fig. 7: For l
spikes received, the worst case for the workload is when these
spikes belong to the l input neurons with the highest fan-out.
As we know the fan-out of each neuron before the simulation,
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Fig. 7. Secure strategy for selection of performance level thresholds: Depend-
ing on the fan-out of the input neurons per core, the worst-case workload for
l received spikes can be calculated assuming that the spikes belong to the l
inputs with the largest fan-out. The PL thresholds lth,1, lth,2 are obtained by
the intersections with the compute capacities cth,1, cth,2 of the PLs. The PL
is selected according to Eq. 7. The strategy is illustrated for one core of the
synfire chain model investigated in Sec. V-A1.
we can set the perfomance level thresholds according to this
worst case: For this, we sort the fan-out of all inputs per core
in descending order, and compute the worst-case workload for
l spikes received according to Eq. 4. Then, the thresholds lth,1
and lth,2 are given by the intersection points of the worst-case
workload and the compute capacities cth,1 and cth,2, as sketched
in the bottom of Fig. 7. The advantage of this approach is
two-fold: On the one hand, it guarantees the completion of
synapse processing within the time step, on the other hand it
is universal and can be employed to any network architecture.
In real applications, however, higher thresholds might suffice
when the worst-case that the l input neurons with the highest
fan-out fire at the same time never occurs.
III. POWER AND ENERGY MODEL
To derive a model for power consumption and energy
efficiency [28] of the PE within the many core system, a
breakdown into the individual contributors (from application
perspective) is required. Based on the definitions from [29],
the total PE power consumption is split into baseline power,
and the energies for neuron and synapse processing in the
simulation cycles, as explained in the following. The parameter
extraction is shown in Sec. IV-C.
A. Baseline Power
The baseline power is consumed by the processor running
the neuromorphic simulation kernel without processing any
neurons or synapses. The tsys timer events are received but
trigger no neuron processing or synapse processing of the PEs.
The baseline power also includes the PE leakage power, when
connected to the particular VDD rails of the PL. The baseline
power of PL i is PBL,i.
B. Neuron Processing Energy
The neuron processing energy per simulation time step at
PL i is modeled by,
Eneur,i = Eneur,0,i + eneur,i · nneur (8)
assuming a linear relation with an offset energy Eneur,0,i (as
extracted in Sec. IV-C) and an incremental neuron processing
energy eneur,i per neuron. The total energy depends on the num-
ber of neurons nneur mapped to the particular PE, independent
from the network activity.
C. Synapse Processing Energy
The synapse energy is the PE contribution caused by pro-
cessing synaptic events within each simulation time step. The
PE synapse energy at PL i is modeled by,
Esyn,i = Esyn,0,i + esyn,i · nsyn (9)
assuming a linear relation with an offset offset energy Esyn,0,i
and an incremental energy esyn,i per synaptic event. The total
energy depends on the number of synaptic events nsyn within
a simulation cycle on the particular PE, and thereby from the
network activity.
From these definitions, the total energy consumed within a
simulation cycle k of length tsys at PL i reads
Ecycle(k) =PBL,i · tsp + PBL,1 · (tsys − tsp)
+ Eneur,0,i + eneur,i · nneur
+ Esyn,0,i + esyn,i · nsyn (10)
assuming that after the completion of neuron and synapse
processing within that cycle after tsp the PE is set back to PL1
(as illustrated in Fig. 6). This reduces baseline power in that
idle time of length tsys − tsp. The average power consumption
over the total experiment of kmax cycles reads
Pavg =
1
kmax · tsys ·
k=kmax∑
k=1
Ecycle(k) (11)
IV. TEST CHIP
A. Overview
Fig. 8. Test chip block diagram
7A test chip of the SpiNNaker2 neuromorphic many core sys-
tem has been implemented in GLOBALFOUNDRIES 28 nm
SLP CMOS technology. Its block diagram is shown in Fig. 8.
It contains 4 PEs with ARM M4F processors and hardware
accelerators for exponentials [30] and true random number
generators [21]. Each PE includes 128 kB local SRAM and
the proposed power management architecture with three PLs.
128 MByte off-chip DRAM is interfaced by LPDDR2. All on-
chip components are connected by a NoC, where the longer
range point to point connections are realized using the serial
on-chip link [31]. The chip photo is shown in Fig. 9. For
lab evaluation a power supply PCB is used which hosts up
to 4 chip modules. This is connected to an FPGA evaluation
board via SerDes links which then connects to the host PC via
standard Ethernet. The setup is shown in Fig. 10, consisting
of a power supply PCB hosting up to 4 chip modules and
an FPGA board for host PC communication over Ethernet.
A graphical user interface running on the host PC allows
exploration of the DVFS measurements [32].
Fig. 9. Chip Photo, with major building blocks marked [19]
Fig. 10. Measurement setup, PCB with power supply and up to 4 test chip
modules, FPGA board and host PC GUI [32]
B. PE Measurement Results
Fig. 11(a) shows the measured maximum PE frequency
versus the supply voltage VDD including a polynomial fit-
ting curve. The PE is operational with high yield (in-
cluding SRAM) down to 0.7 V. In this testchip the three
PLs for the neuromorphic application are defined as PL1
(0.70 V, 125 MHz), PL2 (0.85 V, 333 MHz) and PL3 (1.00 V,
500 MHz) spanning a range from the nominal supply voltage
of this process node of 1.00 V down to the minimum SRAM
supply of 0.70 V. The design has been implemented for target
performance at PL3. Hold timing has been fixed in all corners.
The achieved performance at PL1 and PL2 has been analyzed
from sign-off timing analyses. Fig. 11(b) shows the scaling of
the PE energy-per-task metric and power consumption when
scaling VDD and f . The dynamic energy consumption of the
operating processor, consisting of internal and switching power
of logic gates and interconnect structures dominates in this
design implementation. Therefore a fitting of Etask = etask,norm ·
V 2DD, where etask,norm is the normalized energy per specific task,
is applicable here. By voltage and frequency scaling in the
mentioned ranges, the energy consumption per task can be
reduced by 50 % and the power consumption by 85 % relative
to the nominal operation point of PL3 (1.00 V,500 MHz).
 0
 100
 200
 300
 400
 500
 600
 700
 800
0.65 0.70 0.75 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15
f [M
Hz
]
VDD [V]
measurement
polynomial fit
(a) maximum PE clock frequency
 0
 0.2
 0.4
 0.6
 0.8
 1
 1.2
 1.4
 1.6
 1.8
0.65 0.70 0.75 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15
PL3 500MHzPL2 333MHz
PL1 125MHz
 
re
la
tiv
e 
po
we
r
VDD [V]
measurement
polynomial fit
 0
 0.2
 0.4
 0.6
 0.8
 1
 1.2
 1.4
 1.6
 1.8
 
re
la
tiv
e 
en
er
gy
 
measurement
V2 fit
(b) power and energy per operation
Fig. 11. Processing element (ARM M4F) DVFS measurements
The robustness of the PL switching has been analyzed by
measurements in which a particular PE (aggressor) performs
PL switches to a target supply net while another PE (victim) is
actively operating at this target net, performing a task which
can be checked for successful execution. The PL switching
is repeated multiple times. The experiment is repeated for
various settings of supply net pre-charge time and number of
activated pre-charge switches (see Sec. II-B). Fig. 12 shows
the measurement results for various scenarios for power-up
(PU) and supply (PL) change (SC).
In Fig. 12(a) PU to the 0.7 V rail (PL1) is measured, which
is very robust versus the switching time and the number of pre-
charge switches. This is caused by the fact that the 125 MHz
frequency setting of PL1 has significant headroom to the
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(d) SC from 0.7 V to 0.85 V
Fig. 12. Robustness measurements of PL changes, color maps show the pass-rate of a software test case running of the victim PE, when the aggressor PE is
switching its PL, parameters are the number of pre-charge switches and the pre-charge time.
maximum possible frequency of 166 MHz (see Fig. 11(a)),
thereby tolerating temporary supply drops during switching.
In case of PU to PL2 (Fig. 12(b)), a strong dependency of
the robustness on the pre-charge time and number of switches
is visible. For a large number of pre-charge switches the victim
PE fails due to the large rush current induced voltage drop
at PL2. A smaller number of pre-charge switches anyway
requires a minimum pre-charge time, which decreases with
increasing number of switches. This is caused by the fact that
if the pre-charge time is too short, all power switches are
activated although the PE supply net has not yet settled to
PL2, resulting in a significant rush current and PL2 supply
drop directly after the pre-charge phase. The PU behavior to
PL3 is similar (Fig. 12(c)) but much more robust, since the
1.0 V supply net PL3 is the always on-domain of the chip
toplevel, therefore having high on-chip decoupling capacitance
which tolerates larger rush currents during power switching.
Fig. 12(d) shows the SC scenario from PL1 to PL2 which is
most critical (PL2 has smaller on-die decoupling capacitance
than PL3). Also high switching robustness is achieved here.
In summary, for safe operation well within the PASS regions
of Fig. 12, a setting of 31 pre-charge switches enables save
PU in ≈ 1µs and SC in < 100 ns.
C. DVFS Power Model Parameter Extraction
The power management model parameters from Sec. III
have been extracted. For baseline power PBL extraction the
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Fig. 13. Neural and synapse energy parameter extraction. The data points at
16,000 synaptic events per ms in the bottom plot also show up in Table III
as power figures for the locally-connected network.
simulation kernel without neuron processing code and synapse
processing code has been executed at different PLs, including
the tsys trigger to the PE. The neuron processing power has
been determined by running the neuron state calculation for
different numbers of leaky integrate-and-fire (LIF) neurons
with conductance-based synapses as shown in Fig. 13. The
power for synapse processing has been measured by running
9the synapse calculation code with a varying number of synap-
tic events. Therefore, we used a locally-connected network
with 80 neurons per core that are connected to all neurons
on the same core, but not to other cores. Then we modified
the number of spiking neurons per core and time step to
vary the number of synaptic events. This network topology
is identical to the local network used in [29] and allows the
direct comparison of energy efficiency to the first generation
SpiNNaker system in Sec. V-C.
The results of the power model parameter extraction are
shown in Fig. 13. Linear interpolation has been applied to
extract the model parameters for neuron energy Eneur,0 =
Pneur,0 · tsys and eneur and synapse energy Esyn,0 = Psyn,0 · tsys
and esyn, respectively. All parameters are summarized in Tab. I.
As expected, the energy per task (eneur or esyn) scales with V 2DD,
while the baseline power at PL1 is only 20 % of the power at
PL3, which is consistent with the results in Sec. IV-B.
TABLE I
MEASURED PARAMETERS OF POWER MANAGEMENT MODEL
PL1 (0.70 V) PL2 (0.85 V) PL3 (1.00 V)
PBL,leak [mW] 8.94 20.03 28.53
PBL [mW] 14.92 37.44 71.17
Eneur,0 [nJ] 1000 1410 1540
eneur [nJ] 2.19 2.88 3.96
Esyn,0 [nJ] 730 990 1490
esyn [nJ] 0.45 0.65 0.90
V. RESULTS
A. Benchmark Networks
To show the capabilities of neuromorphic power manage-
ment we implement three diverse spiking neural networks for
execution on the chip. The benchmarks were selected to cover
the wide range of neural activity found in the brain [33],
ranging from asynchronous irregular activity over synchronous
spike packets to network bursts. In all networks we use leaky
integrate-and-fire neurons with conductance-based synapses.
Table II lists characteristics of the networks and the thresholds
lth of received spikes used for the performance level selection.
The thresholds were determined using the worst-case approach
described in Section II-F, except for the synfire network, which
uses the same numbers as in the preceding work [19] for
consistency.
TABLE II
BENCHMARK NETWORKS
synfire bursting async
neuron model LIF + noise LIF LIF
neurons per core 250 250 250
synapses per core 20000 25000 10000
avg. fan-out 80 21 8
lth,1 20 47 47
lth,2 100 214 229
(a) Synfire chain network [19]
(b) Bursting network (c) Asynchronous irregular fir-
ing network
Fig. 14. Benchmark networks
    0
   25
   50
   75
  100
  125
  150
  0  20  40  60  80 100
PL1
PL2
PL3
lth,1
lth,2
c0
 rx
 s
pi
ke
s
t [ms]
    0
   25
   50
   75
  100
  125
  150
PL1
PL2
PL3
lth,1
lth,2
c1
 rx
 s
pi
ke
s
    0
   25
   50
   75
  100
  125
  150
PL1
PL2
PL3
lth,1
lth,2
c2
 rx
 s
pi
ke
s
    0
   25
   50
   75
  100
  125
  150
PL1
PL2
PL3
lth,1
lth,2
c3
 rx
 s
pi
ke
s
    0
   50
  100
  150
  200
  250
c0
 n
eu
ro
n
    0
   50
  100
  150
  200
  250
c1
 n
eu
ro
n
    0
   50
  100
  150
  200
  250
c2
 n
eu
ro
n
    0
   50
  100
  150
  200
  250
stimulus
c3
 n
eu
ro
n
Fig. 15. Synfire chain benchmark spike train, sent spikes (blue), number of
received spikes per core (green), PL selection thresholds (orange) and core
PL (violet), plot shows zoom in to 100 ms simulation time for illustration of
fast PL changes.
1) Synfire Chain: The first benchmark is a synfire chain net-
work [34] which was already used in the preceding work [19]:
Synfire chains are feedforward networks that propagate syn-
chronous firing activity through a chain of neuron groups [35].
We implement a synfire chain with feedforward inhibition [34]
consisting of 4 groups (Fig. 14(a)), each with 200 excitatory
(E) and 50 inhibitory (I) neurons. As in [34] the neurons re-
ceive a normally distributed noise current. Excitatory neurons
are connected to both excitatory and inhibitory neurons of the
next group, while inhibitory neurons only connect to the exci-
tatory population of the same group. There are 25 presynaptic
connections per neuron from I to E and 60 presynaptic con-
nections per neuron from E of the previous group, the delays
are 8 ms within a group and 10 ms between groups. There are
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no recurrent connection within a population. We simulate one
group per core and connect the last group to the first one. At
start, the first group receives a Gaussian stimulus pulse packet
generated on core 3 (400 spikes, σ = 2.4ms). As shown in
Fig. 15, the pulse packet propagates stably from one group
to another, where the feedforward inhibition ensures that the
network activity does not explode.
As shown in Fig. 15, cores adapt their PLs to the number
of incoming spikes within the current 1 ms simulation cycle.
Fig. 18(a) shows histograms of the cycles being processed at a
particular PL versus tsp. Within some cycles being processed
at PL3 many spikes occur simultaneously such that their
processing tsp requires up to 0.8 ms, where 1 ms is the real-
time constraint. Thus, the system is close to its performance
limit. A conventional system without DVFS would have to be
operated at PL3. In the DVFS approach only a little percentage
of cycles are processed at higher PLs, thereby achieving nearly
the energy efficiency of the low voltage operation at PL1.
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Fig. 16. Bursting network benchmark spike train, sent spikes (blue), number
of received spikes per core (green), PL selection thresholds (orange) and core
PL (violet). Only core 0 is shown as activity on other cores is nearly identical.
2) Bursting Network: The second benchmark is a sparse
random network generating network bursts, where the neurons
collectively switch between UP states with high firing rate
and DOWN states with low baseline activity. Such network
events have been found both in-vitro and in-vivo at different
spatial and temporal scales [36]. The implemented model is
based on [37] and consists of N = 1000 excitatory neurons
recurrently connected with probability prec = 0.08 (Fig. 14(b)).
The neurons are equally distributed over the 4 cores. Spike
frequency adaptation (SFA) is implemented by creating an
inhibitory synapse from each neuron to itself with a long
synaptic decay time constant . A background population (BG)
of 200 Poisson neurons is connected with pext = 0.1 to the
excitatory population to generate a baseline firing activity in
the network. Spikes from the BG population are stored before
simulation in the DRAM and thus do not add significant
workload. Typical network dynamics are shown in Fig. 16:
The network quickly enters an UP state with average firing
rate higher than 100 Hz until the SFA silences the neurons
into a DOWN state until the next network burst is initiated.
The histogram of simulation cycles versus tsp is shown in
Fig. 18(b). Here the peak performance PL3 is not utilized.
3) Asynchronous Irregular Firing Network: A sparse ran-
dom network with asynchronous irregular firing activity serves
as the third benchmark. The limited size of the prototype
system does not allow to implement the standard benchmark
for sparse random networks [38], which is commonly used
to benchmark SNN simulators [39], [40] or neuromorphic
hardware [41]. Instead, we use the same network architecture
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Fig. 17. Asynchronous network benchmark spike train, sent spikes (blue),
number of received spikes per core (green), PL selection thresholds (orange)
and core PL (violet). Only core 0 is shown as activity on other cores is nearly
identical.
as for the bursting network (Fig. 14(c)) and disable the spike
frequency adaption. Additionally, the recurrent connection
probability is reduced to prec = 0.02 such that the network
stays in a low-rate asynchronous irregular firing regime, as
can be seen in Fig. 17. Fig. 18(c) shows the corresponding
histogram of simulations cycles versus tsp. In this case only
the lowest PL is required. The system automatically remains
in its most energy efficient operation mode.
B. Power Management Results
To assess the benefit of the dynamic power management,
we compare the power consumption for the benchmarks at the
highest performance level (PL3) and using DVFS. The power
measurement is done differentially. First the total power P0
is measured with the neuromorphic experiment running on
the chip. Then spike sending is deactivated and the power
P1 is measured. Since no spike is sent, no spike is received
and processed. The difference Psyn = P0 − P1 is the synapse
processing power. Then all neural processing is deactivated
and upon tsys timer interrupt only empty interrupt handlers
are called. The power at this stage is measured as P2. Pneur =
P1−P2 is the neuron processing power. Then the ARM cores
are deactivated and the power is measured as P3. PBL = P2−
P3 is the baseline power. When DVFS is enabled, the PL
is determined by the network activity. Thus, after measuring
P0 with the complete software autonomously switching PLs
during simulation, the percentage of simulation time at the
3 PLs are recorded and then applied to the simulations when
measuring P1 and P2.
Tab. III summarizes the power measurement results of the
system for the benchmarks. For comparison, we also include
the locally-connected network used for the power model pa-
rameter extraction in Sec. IV-C. The testchip as shown in Fig. 8
contains only 4 PEs for prototyping purposes, for which the
relative impact of infrastructure power, including the LPDDR2
memory interface is relatively high. It is expected that for
future neuromorphic SoCs the infrastructure overhead is some-
how balanced with respect to the number and performance of
the PEs on the chip. Thus, the further comparison of energy
efficiency is focused on the PEs only, which benefit from the
proposed DVFS technique. Using DVFS, baseline power can
be reduced by ≈ 80%, neuron power by up to ≈ 50% and
synapse power by between ≈ 35% and ≈ 50%, depending
on the experiment. The total PE power reduction by means of
DVFS is ≈ 73%. For comparison with other systems, we also
calculate the energy per synaptic event (total energy vs. total
11
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Fig. 18. Histograms of simulation cycles (1 ms) processed at different PLs versus tsp
TABLE III
BENCHMARK POWER RESULTS
local synfire bursting async
only PL3 only PL1 only PL3 DVFS only PL3 DVFS only PL3 DVFS
total1 138.2 72.7 135.6 71.2 136.5 71.6 133.8 67.3
infrastructure2 48.2 48.2 48.2 48.2 48.2 48.2 48.2 48.2
baseline 71.2 14.9 76.2 17.0 76.0 17.0 76.4 14.7
neuron 3.0 1.7 7.7 3.6 7.8 3.5 7.5 3.6
synapse 15.9 7.9 3.5 2.4 4.5 2.9 1.7 0.8po
w
er
[m
W
]
PE 90.0 24.5 87.4 23.0 88.3 23.4 85.6 19.1
SynEvents/s 16,000,000 3,030,000 2,240,000 489,000
E/SynEvent3 [nJ] 8.6 4.5 44.7 23.5 61.0 32.0 274 138
E/SynEvent4 (PE only) [nJ] 5.6 1.5 28.8 7.59 39.4 10.5 175 39.1
1excluding unused test chip components
2timer, router, LPDDR2
3total power divided by SynEvents/s
4PE power divided by SynEvents/s
synaptic events), which reaches its minimum value of 1.5 nJ
PE energy at highest utilization within the locally connected
network, similar to the benchmark used in [29].
C. Results Comparison
Although this work is focused on a dynamic power manage-
ment technique for event-based digital neuromorphic systems,
thereby not being directly comparable to other neuromorphic
approaches, Tab. IV compares the achieved energy consump-
tions also of different neuromorphic systems. For realistic
comparison two metrics for synaptic energy are considered.
First, the energy per synaptic event as in total energy divided
by synaptic events processed across the system and second
the incremental energy for one more synaptic event. These
metrics are not scaled to the semiconductor technology, since
completely different circuit approaches provide their optimal
results in different technology nodes. For a fair comparison
these metrics would have to be extracted from the same
benchmark running on the different neuromorphic hardware
systems [42]. We did not put memristor systems in the table, as
the approach seems too different and no large-scale memristor
systems have been reported. However, for comparison we
would still name a few figures for memristor synapse arrays:
Du et al. [7] report measurements of 4.7 pJ for potentia-
tion/depression at a single synapse, but without the circuit
overhead. Chakma et al. [43] simulate memristors and CMOS
neurons, reporting between 0.1 and 10 pJ/synaptic operation
for both learning and passive memristors, with additional
10 pJ/spike for the CMOS neurons. Analog subthreshold sys-
tems [3], [4], [6], [44] and mixed-signal systems [45]–[47]
use analog circuits to mimic neural and synaptic behavior.
Custom-digital neuromorphic chips [10], [48], [49] use event-
based processing in custom non-processor units. They can be
implemented in nanometer CMOS technologies and show low
energy per synaptic event regarding total power in the same
order of magnitude as the analog and mixed-signal approaches.
Multi-processor-based neuromorphic systems, such as this
work, trade off much higher system flexibility due to software
defined neuromorphic processing by two to three orders of
magnitude higher energy consumption. However, the scaling
of semiconductor technology together with dynamic power
management techniques such as the proposed DVFS in this
work reduces this gap. Compared to SpiNNaker approximately
10x reduction of neuron processing energy and PE energy per
synaptic event is achieved. For our benchmarks on this work,
as summarized in Tab. III, the application of DVFS results
in 73% total PE power reduction. The proposed technique is
also applicable to custom-digital neuromorphic systems which
operate in an event-driven fashion.
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TABLE IV
EFFICIENCY COMPARISON OF NEUROMORPHIC HARDWARE SYSTEMS
System Reference Type Techn. node Neuron power E/SynEvent E/additional SynEvent
[nm] [nJ/ms] [pJ] [pJ]
Neurogrid [6] analog sub-Vt 180 119 n.a.
ROLLS [4], [5] analog sub-Vt 180 n.a. 0.077
HiAER-IFAT [3] analog sub-Vt 130 50 n.a.
cxQuad [5], [44] 5 mixed-signal 180 46 0.134
BrainScales [45] mixed-signal accelerated 180 100 n.a.
Titan [46], [47] 6 mixed-signal 28 18 n.a.
TrueNorth [48] custom digital 28 26 n.a.
Odin [49] custom digital 28 n.a. 9.8
Loihi [10] custom digital 14 0.052 n.a. 23.6
SpiNNaker [29]7 MPSoC 130 26 133008 (19300) 9 8000
SpiNNaker2 prototype this work10 MPSoC 28 2.19 1500 (4500) 450
For all systems we report the best case with highest energy efficiency found in literature. Note that results are not fully commensurable, especially for
the metric considering total power, as different benchmarks are applied.
5Synaptic input event of 0.134 fJ is broadcast to all 256 neurons per
core. Total power assumes 1024 neurons firing at 30 Hz connected
to 256 targets each consuming 360 uW at 1.3 V.
6Assuming accelerated operation with speed-up factor of 100,
power draw of 15 mW, 128 inputs firing at 1 kHz connected to
64 targets each.
7Results extracted from 1st column of Table III in [29],
infrastructure power assumed as 11 W per board, cf. Figure 6 of [29]
8regarding PE power only
9regarding total power
10at PL1 0.7 V
VI. DVFS ARCHITECTURE EXPLORATION
Based on a numerical power management model from
Sec. III and the extracted model parameters from the 28 nm test
chip, an exploration of the DVFS architecture is performed.
The synfire chain from Sec. V-A1 is chosen as benchmark,
since it shows highly dynamic workload with the temporary
demand for peak performance at the highest PL. Fig. 19 shows
the measured PE power consumption compared to the DVFS
model parameters, extracted with a fanout of 80 similar to the
synfire chain configuration as shown in Sec. IV-C. The power
values match with acceptable accuracy.
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Fig. 19. Measured power consumption versus DVFS model (synfire chain)
For DVFS architecture exploration the number of PLs with
dedicated supply rails is considered as parameter, since the
hardware overhead of separated supply rails, power switches
and external voltage regulators is the main system overhead
of the DVFS approach. Therefore, the power saving potential
versus the number of PLs is analyzed. It is based on the
workload threshold method described in this paper, based on
3 PLs. If the number of PLs is lower, e.g. 2, it is directly
switched to PL3 when lth,1 is achieved. PL2 is omitted in
this case. Fig. 20 shows the simulated and measured PE
power for different numbers of PLs. They always include the
500 MHz at 1.0 V PL, since this one provides the required
peak performance. It can be seen that already with 2 PLs the
PE power can be reduced by 70 %. Addition of a third level
results in 73 % power reduction. A hypothetical 4th PL has
been added to a scheme of (0.70V, 0.80V, 0.90V, 1.0V) with
(125MHz, 300MHz, 400MHz, 500MHz) and analyzed using
the model. Adding this results in only 1 % additional power
reduction compared to three PLs. From this it is concluded that
more than 2 PLs with distinct supply rails do not gain much
additional efficiency, justifying their additional overhead.
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Fig. 20. PE power prediction (baseline power, neuron power, synapse power)
of synfire chain benchmark for different number of PLs and one scenario with
an additional DFS of 10 MHz level at the lowest available PL
Without the insertion of an additional supply rail, a dynamic
frequency scaling (DFS) performance level can be added. This
is based on the supply rail selection of the lowest PL but
has a much lower ADPLL clock generator frequency setting.
The PE can switch to this DFS level, after the neuron and
synapse computation within a simulation time step is done
after tsp. This allows the reduction of baseline power after
the computation is done, while still allowing the core to react
on interrupts. Fig. 20 shows an example DFS analysis result
where an additional DFS level with 10 MHz clock frequency
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is assumed. This reduces the total PE baseline power after tsp
close to the leakage power value of PBL,leak,1 = 8.94mW,
PBL,leak,2 = 20.03mW and PBL,leak,3 = 28.53mW, respec-
tively. Due to the high baseline power portion in this particular
implementation, this results in 62 % power reduction at the
highest PL. Adding one or two more PLs, power can be
reduced by additionally 45 % and 49 %, respectively.
VII. CONCLUSION
A DVFS power management approach for event-based
neuromorphic real-time simulations on MPSoCs has been
presented. Its effectiveness has been demonstrated with a
28 nm CMOS prototype. For a neuromorphic benchmark ap-
plication, the PE power including baseline power and energy
consumption for neuromorphic processing can be significantly
reduced by up to ≈ 73% compared to non-DVFS operation
while maintaining biological real-time operation. Using the
presented neuromorphic power management model, energy
consumption of the next generation large scale neuromorphic
many core systems can be estimated. It helps to design both the
power management hardware architecture, the software flow
and the strategy for mapping a neuromorphic problem to the
system with energy awareness. The results will directly flow
into the SpiNNaker2 neuromorphic many core system, which
is currently under development.
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